

Analysis of CMOS Transconductance Amplifiers for Sampling Mixers

Ning LI^{†(a)}, Win CHAIVIPAS[†], Nonmembers, Kenichi OKADA[†], and Akira MATSUZAWA[†], Members

SUMMARY In this paper the transfer function of a system with windowed current integration is discussed. This kind of integration is usually used in a sampling mixer and the current is generated by a transconductance amplifier (TA). The parasitic capacitance (C_p) and the output resistance of the TA ($R_{o,TA}$) before the sampling mixer heavily affect the performance. Calculations based on a model including the parasitic capacitance and the output resistance of the TA is carried out. Calculation results show that due to the parasitic capacitance, a notch at the sampling frequency appears, which is very harmful because it causes the gain near the sampling frequency to decrease greatly. The output resistance of the TA makes the depth of the notches shallow and decreases the gain near the sampling frequency. To suppress the effect of C_p and $R_{o,TA}$, an operational amplifier is introduced in parallel with the sampling capacitance (C_s). Simulation results show that there is a 17 dB gain increase while C_s is 1 pF, g_m is 9 mS, N is 8 with a clock rate of 800 MHz.

key words: Windowed integration, moving average, transconductance amplifier, sampling mixer

1. Introduction

The diversity of wireless standards calls for a universal solution for the receiver and transmitter to save cost. Recently software-defined radio (SDR) is becoming a good choice as it can tune to any frequency band, select any reasonable channel bandwidth, and detect any known modulation [1]. A windowed integration sampler with embedded filter function is usually used in SDR. In this kind of sampler, instead of tracking the signal voltage, current integration on a capacitance in a given time window is performed; the integrated charge is accumulated on the capacitance; and after integrating over N cycles the capacitor is disconnected and the accumulated charge is transferred to the next stage. A transconductance amplifier (TA) before the sampler is needed to convert the voltage of an RF signal to a current (Fig. 1). This work is about the TA and the sampling mixer.

The ideal filter functions have been discussed in many papers [2]–[4]. However, as far as we know, there is no paper which discusses the transfer function including the parasitic capacitance and the output resistance. When the sampling capacitance is of a small value, the parasitic capacitance and the output resistance of the TA heavily affect the performance of the filters. So it is of interest to calculate the voltage transfer function considering the TA's parasitic




Fig. 1 Block diagram of a software-defined radio receiver.

capacitance and output resistance.

This paper is structured as follows: Sect. 2 describes the voltage transfer function based on the ideal model of the TA and the sampling capacitance. The calculation results based on the proposed model are given in Sect. 3. The circuit design and simulation results are shown in Sect. 4. Section 5 presents the conclusions.

2. The Voltage Transfer Function Based on the Ideal Model of a TA and a Sampling Capacitor

A sample-and-hold (S/H) circuit based on current integration in a given time window is valuable for sampling narrow band signals [2], [5]. In this S/H, the RF voltage signal with a frequency f_0 is converted by a transconductor (g_m) to current, and integrated on a capacitance (C_s) over one clock period. Figure 2(a) shows the model for a TA and a sampling capacitance. Assuming the input RF signal is $v_{in}e^{j\omega t}$, the voltage transfer function from the input voltage (v_s) of the TA to the output voltage (v_{C_s}) of a windowed integrator is given by (1) and plotted in Fig. 3.

$$\left| \frac{v_{C_s}}{v_s} \right| = \left| \frac{g_m T_{on}}{C_s} \frac{\sin\left(\frac{\omega T_{on}}{2}\right)}{\left(\frac{\omega T_{on}}{2}\right)} \right| \quad (1)$$

where T_{on} is the pulse width of the sampling period and C_s is the sampling capacitance. As can be seen in Fig. 3, the transfer function forms a low pass filter with notches at the integer multiples of f_s . The gain and 3 dB pass band will change with the integration time window.

If the input RF signal is synchronous and in phase with the local oscillating frequency f_0 , and T_{on} is half of the sampling period, the voltage gain is expressed as

$$\left| \frac{v_{C_s}}{v_s} \right| = \frac{g_m}{\pi f_0 C_s} \quad (2)$$

Without changing the sampling capacitor, integrating over N sampling cycles realizes a moving average operation and performs a finite-impulse response (FIR). The transfer

Manuscript received October 12, 2007.

Manuscript revised December 21, 2007.

[†]The authors are with the Department of Physical Electronics, Graduate School of Science and Engineering, Tokyo Institute of Technology, Tokyo, 152-8552 Japan.

a) E-mail: lining@ssc.pe.titech.ac.jp

DOI: 10.1093/ietele/e91-c.6.871




Fig. 2 Model of a TA and a sampling capacitor. (a) Ideal. (b) With TA's parasitic capacitance and output resistance.




Fig. 3 Windowed-integration frequency response at a clock rate of 800 MHz.




Fig. 4 Frequency response of the moving average operation at a clock rate of 800 MHz.

function of the charge moving average process is expressed as

$$|w_i| = \sum_{l=0}^{N-1} u_{i-l} \Rightarrow |F_{\text{Sinc}}(\omega)| = \left| \frac{\sin\left(\frac{N\omega T_0}{2}\right)}{\sin\left(\frac{\omega T_0}{2}\right)} \right| \quad (3)$$

where u_i is the i th RF charge sample of the input current, w_i is the i th accumulated charge, T_0 is the sampling period and N is the period number [3]. The frequency response is plotted in Fig. 4 for $N = 8, 12, 16$ with a sampling frequency

of 800 MHz. If the input RF signal is synchronous with the local oscillating frequency, the voltage gain of the moving average operation is equal to N .

However, in reality, due to the parasitic capacitance at the output node and the output resistance of the TA, the gain of the charge integration and moving average operation decreases and the depth of the notches becomes shallower. The detailed analysis is performed in the next section.

3. Calculation Results Based on the Proposed Model

In this section, the voltage transfer function of the charge integration and the moving average operation is calculated with the consideration of the parasitics of the TA. The proposed model is illustrated in Fig. 2(b), where C_p is the parasitic capacitance, $R_{o,TA}$ is the output resistance of the TA, and C_s is the sampling capacitance. The parasitic parameters of the sampling switch are not considered here.

3.1 Charge Integration

As described in section two, a transconductor and a sampler can realize charge integration. Based on the proposed model, the transfer function from the input current i_s to the output charge on C_s through current integration in a sampling period is expressed by

$$\left| \frac{Q_{C_s}}{i_s} \right| = \left| \frac{C_s}{\frac{1}{R_{o,TA}} + j\omega(C_s + C_p)} \cdot \left(e^{j\omega(T_0+T_{on})} - e^{j\omega T_0} e^{-\frac{T_{on}}{R_{o,TA}(C_s+C_p)}} \right) + \frac{C_s}{\frac{1}{R_{o,TA}} + j\omega C_p} \frac{C_p}{C_s + C_p} \cdot \left(e^{j\omega T_0} - e^{j\omega(T_0-T_{off})} e^{-\frac{T_{off}}{R_{o,TA}C_p}} \right) \right| \quad (4)$$

where $T_{off} = T_0 - T_{on}$ and Q_{C_s} is the charge accumulated on C_s . The first item in (4) describes the charge accumulated on C_s when the switch is on. The second item in (4) presents the contribution of the charge accumulated on C_p while the switch is off and it is redistributed between C_s and C_p when the switch is turned on. The factors $e^{-\frac{T_{on}}{R_{o,TA}(C_s+C_p)}}$ and $e^{-\frac{T_{off}}{R_{o,TA}C_p}}$ represent the discharge through $R_{o,TA}$ during the integration.

The voltage transfer function from the input voltage of the TA to the output voltage on the capacitor can be calculated from (4) and is given by (5). The result is consistent with (1), for $R_{o,TA} \rightarrow \infty$ and $C_p = 0$ (1) and (5) are identical. This can be shown clearly by expanding (5) as is done in the Appendix.

$$\left| \frac{v_{C_s}}{v_s} \right| = \left| \frac{Q_{C_s}}{i_s} \right| \cdot \left| \frac{g_m}{C_s} \right| = \left| \frac{g_m}{\frac{1}{R_{o,TA}} + j\omega(C_s + C_p)} \right|$$

$$\begin{aligned}
 & \cdot \left(e^{j\omega(T_0+T_{\text{on}})} - e^{j\omega T_0} e^{-\frac{T_{\text{on}}}{R_{\text{o,TA}}(C_s+C_p)}} \right) \\
 & + \frac{g_m}{\frac{1}{R_{\text{o,TA}}} + j\omega C_p} \frac{C_p}{C_s + C_p} \\
 & \cdot \left(e^{j\omega T_0} - e^{j\omega(T_0-T_{\text{off}})} e^{-\frac{T_{\text{off}}}{R_{\text{o,TA}}C_p}} \right) \Bigg|
 \end{aligned} \quad (5)$$

If we only consider the effect of the parasitic capacitance, for $R_{\text{o,TA}} \rightarrow \infty$, (5) is simplified to (6) and plotted in Fig. 5(a) at a half-rectified clock rate of 800 MHz. As can be seen in Fig. 5(a), comparing with the plot of the ideal case, additional notches appear at f_0 and its odd multiples due to the parasitic capacitance. It is easy to understand this result if we consider the case that the RF signal is synchronous and in phase with the sampling frequency. When the sampling switch is on, C_s and C_p will integrate charge with the same polarity at the same time. However, when the sampling switch is off, the charge on C_s will be held but C_p will continue accumulating charge with opposite polarity. And no matter how large is C_p it will integrate the same quantity as the charge integrated by C_s and C_p when the switch is on. When the switch is on in the next cycle, the charge will redistribute between C_s and C_p to make the voltage on C_s and C_p equal, which causes the charge on C_s to be neutralized and to form a notch at the sampling frequency. Because the RF signal is near the sampling frequency, the notch at f_0 turns out to be very harmful.

$$\left| \frac{v_{C_s}}{v_s} \right| = \left| \frac{g_m T_0}{(C_s + C_p)} \frac{\sin\left(\frac{\omega T_0}{2}\right)}{\left(\frac{\omega T_0}{2}\right)} \right| \quad (6)$$


For $C_p = 0$, the effect of $R_{\text{o,TA}}$ can be derived from (5), which is given by (7) and is plotted in Fig. 5(b). Figure 5(b) shows that the gain slightly decreases because of the output resistance with a value of 10 k Ω , but the notches become greatly shallower.

$$\begin{aligned}
 \left| \frac{v_{C_s}}{v_s} \right| &= \frac{g_m}{\sqrt{\left(\frac{1}{R_{\text{o,TA}}}\right)^2 + (\omega C_s)^2}} \\
 & \cdot \sqrt{\left(1 - e^{-\frac{T_{\text{on}}}{R_{\text{o,TA}}C_s}}\right)^2 + 4 \sin^2\left(\frac{\omega T_{\text{on}}}{2}\right) e^{-\frac{T_{\text{on}}}{R_{\text{o,TA}}C_s}}}
 \end{aligned} \quad (7)$$


The transfer function plotted in Fig. 5(c), as a result of both $R_{\text{o,TA}}$ and C_p , shows that the notches become shallower. The merit is that the gain near the sampling frequency increases greatly compared to the result when only C_p is considered, but still 15 dB lower than the ideal one, for $C_s = 1$ pF, $R_{\text{o,TA}} = 10$ k Ω and $C_p = 100$ fF. The reason is evident, part of the current flows through $R_{\text{o,TA}}$, therefore the charge accumulated on C_p decreases when the switch is off.

3.2 Moving Average


As we have already shown in the ideal case the gain of the



(a)



(b)



(c)

Fig. 5 The comparison of the calculated windowed integration frequency response at a clock rate of 800 MHz, g_m of 10 mS and pulse width equals to half of the clock period. (a) C_s and C_s with C_p . (b) C_s and C_s with $R_{\text{o,TA}}$. (c) C_s and C_s with C_s and $R_{\text{o,TA}}$.

moving average is equal to N . But due to the parasitic parameters, the charge accumulated on the sampling capacitor C_s will leak through $R_{\text{o,TA}}$. This phenomenon is shown in




Fig. 6 Charge leakage model.




Fig. 7 Moving average model with the consideration of the parasitic parameters.




Fig. 8 Depth of the notch at half of a clock rate of 800 MHz.

Fig. 6. A model in Fig. 7 is proposed to describe this phenomenon. The transfer function of the charge moving average operation with the consideration of C_s and $R_{o,TA}$ is calculated and expressed in (8).

$$|F_{sinc}(\omega)| = \sum_{m=0}^{N-1} (hZ^{-1})^m \quad (8)$$

$$= \sqrt{\frac{1 + h^{2N} - 2h^N \cos(N\omega T_0)}{1 + h^2 - 2h \cos(\omega T_0)}}$$

where

$$h = \frac{C_p e^{-\frac{T_{off}}{R_{o,TA} C_p}} + C_s e^{-\frac{T_{on}}{R_{o,TA}(C_s + C_p)}}}{C_s + C_p} \quad (9)$$

The parameter h expressed in (9) is the attenuation parameter due to the parasitics. From (9) it can be seen that h is affected by the integrating time, the sampling period, the parasitic capacitance and the output resistance of the TA. The depth of the notches in the moving average transfer function is plotted in Fig. 8 with h as a parameter; The depth of the notch becomes shallower when h decreases as can be seen in Fig. 8. For $C_p = 0$, h becomes

$$h = e^{-\frac{T_{on}}{R_{o,TA} C_s}} \quad (10)$$

For $R_{o,TA} \rightarrow \infty$ and independent of C_p , $h = 1$, which means




Fig. 9 Moving average with the consideration of the parasitic parameters.




Fig. 10 The whole transfer function at a clock rate of 800 MHz.

C_p alone will not affect the depth of the notches of the moving average transfer function. The effect of $R_{o,TA}$ and C_p on the transfer function is plotted in Fig. 9.

3.3 The Whole Transfer Function

The comparison of the whole transfer function including windowed integration and moving average is carried out for different conditions and the results are plotted in Fig. 10. As illustrated in Fig. 10, the gain near the sampling frequency decreases 14 dB for $C_p = 100$ fF and $R_{o,TA} = 10$ k Ω . To some extent, decreasing $R_{o,TA}$ will increase the gain but will make the notches shallower. There is a trade-off between the depth of the notch and the gain near the sampling frequency with respect to the output resistance of the TA.

To verify the calculation result, a Spectre RF simulation based on the proposed model (see Fig. 2(b)) is implemented in the frequency range from 500 MHz to 1.1 GHz. Fig. 11 shows that the simulation and calculation result have a good match.




Fig. 11 The comparison between the simulation and calculation result by using the model in Fig. 2(b) while $C_s = 1$ pF, $C_p = 100$ fF, $R_{o,TA} = 10$ k Ω , $g_m = 10$ mS and $T_{on} = 200$ ps.

4. TA Design

Based on the calculation result in Sect. 3, two kinds of circuits shown in Fig. 12 are analyzed and compared. The two-phase topology (Fig. 12(a)) is used in [1], [4]. In Fig. 12(a) $LO1$ and $LO2$ are two-phase non-overlapping clocks. $\Phi 1$ and $\Phi 2$ alternately switch on over N sampling clock cycles. On each side of the pseudo-differential architecture, two sampling capacitors are alternately connected to the TA. While the One connected to the TA is accumulating charge, the second will dump the accumulated charge to the following stage.

The voltage transfer function of an ideal two-phase topology is given by


$$\left| \frac{v_{diff}}{v_s} \right| = 2 \left| \frac{g_m T_{on}}{C_s} \frac{\sin\left(\frac{\omega T_{on}}{2}\right)}{\left(\frac{\omega T_{on}}{2}\right)} \right| \cdot \left| \sin \frac{\omega T_0}{4} \right| \quad (11)$$

where v_{diff} is the differential voltage of the IF signal. If the input RF signal is synchronous and in phase with the local oscillation frequency f_0 , and T_{on} is half of the sampling period, the voltage gain is expressed as


$$\left| \frac{v_{diff}}{v_s} \right| = \frac{2g_m}{\pi f_0 C_s} \quad (12)$$

We can see that the gain is twice as large as that of Fig. 2(a). However, a large capacitance is also needed in this kind of topology (about 15.5 pF used in [4]). When the sampling capacitance is small, the charge accumulated on the parasitic capacitance will still cause a problem when the switch is toggled on. The gain decreases greatly. To suppress the effect further, an operational amplifier is introduced in parallel to the sampling capacitor (Fig. 12(b)). The half-sided small signal equivalent circuit is shown in Fig. 12(c). The impedance seen at the input of the amplifier is


$$Z_{in}(f) = \frac{2}{1 + A(f)} \frac{R}{1 + sRC_s} \quad (13)$$




(a)



(b)



(c)



(d)

Fig. 12 TA and sampling mixer. (a) two-phase topology. (b) the proposed circuit. (c) The small signal equivalent circuit of (b). (d) the clock in (a) and (b).





Fig. 13 TA circuit.

Fig. 14 Simulation results over N th integration.

where $A(f)$ is the open loop gain of the operational amplifier. Z_{in} is low in low frequency where $A(f)$ is high. Because the load impedance is low as can be seen in Fig. 12(c), less current will flow through the parasitic capacitance C_p , which means less charge will be accumulated on C_p . When the switch is toggled on, the effect of the charge redistribution will become smaller.

In Fig. 12(b), the fully differential amplifier with a RC feedback forms a low-pass filter. Only the fundamental component of the square wave of the sampling signal is considered. The conversion current gain of the fundamental component is equal to $\frac{2}{\pi}$. Therefore, the voltage transfer function from the input voltage to the output voltage of the amplifier is expressed as

$$\left| \frac{v_{diff}}{v_s} \right| = \left| g_m \frac{2}{\pi} \frac{A(f)}{1 + A(f)} \frac{R}{1 + sRC_s} \right| \quad (14)$$

$$\approx \left| g_m \frac{2}{\pi} \frac{R}{1 + sRC_s} \right|$$

The circuit of the TA is shown in Fig. 13. The telescopic topology is chosen for its low noise performance. A 50Ω degeneration resistance provides high linearity. The simulated transconductance of the TA is 9.37 mS . The simulation result of the output resistance of the TA is $2.239 \text{ k}\Omega$ and the parasitic capacitance is 0.517 pF .

Figure 14 shows the simulation result. With the operational amplifier, which has an open loop gain of 40 dB , a 17 dB gain increase is achieved while $C_s = 1 \text{ pF}$, $g_m = 9 \text{ mS}$ and $N = 8$ with a clock rate of 800 MHz .

5. Conclusion

The transfer function from the input voltage of the TA to the output voltage of a windowed integrator is calculated and simulated with the presence of the TA's parasitic capacitance and output resistance. Calculation results show that due to the parasitic capacitance, a notch at the sampling frequency appears, which is very harmful because it causes the gain near the sampling frequency to decrease greatly. The output resistance of the TA makes the depth of the notches shallow and decreases the gain near the sampling frequency. To suppress the effect of C_p and $R_{o,TA}$, an ideal operational amplifier with a 40 dB open loop gain is inserted in parallel with the sampling capacitance. Simulation results show there is a 17 dB gain increase while $C_s = 1 \text{ pF}$, $g_m = 9 \text{ mS}$ and $N = 8$ with a clock rate of 800 MHz .

Acknowledgments

This work was supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, and Matsushita Electric Industrial Co., Ltd.

I want to thank Matthias Frey, Ninh Hong Phuc and Daniel Sv ard for their help.

References

- [1] R. Bagheri, A. Mirzaei, S. Chehrizi, M. Heidari, M. Lee, M. Mikhemar, W. Tang, and A. Abidi, "An 800 MHz to 5 GHz software-defined radio receiver in 90 nm CMOS," IEEE International Solid-State Circuits Conference Digest Technical Papers, pp.1932-1941, Feb. 2006.
- [2] A. Mirzaei, R. Bagheri, S. Chehrizi, and A.A. Abidi, "A second-order anti-aliasing prefilter for an SDR receiver," Proc. IEEE Custom Integrated Circuits Conference, pp.629-632, Sept. 2005.
- [3] K. Muhammad and R.B. Staszewski, "Direct RF sampling mixer with recursive filtering in charge domain," Proc. International Symposium on Circuits and Systems, vol.1, pp.1-577-80, May 2004.
- [4] Y.C. Ho, R.B. Staszewski, K. Muhammad, C.M. Hung, D. Leipold, and K. Maggio, "Charge-domain signal processing of direct RF sampling mixer with discrete-time filters in bluetooth and GSM receivers," EURASIP Journal on Wireless Communications and Networking, vol.2006, pp.1-14, April 2006.
- [5] J. Yuan, "A charge sampling mixer with embedded filter function for wireless applications," 2nd International Conference on Microwave and Millimeter Wave Technology Proceedings, pp.315-318, Sept. 2000.

Appendix

In this appendix, the voltage transfer function is expanded.

$$\left| \frac{v_{C_s}}{v_s} \right| = \left| \frac{g_m}{\frac{1}{R_{o,TA}} + j\omega(C_s + C_p)} \left(e^{j\omega(T_0 + T_{on})} - e^{j\omega T_0} e^{-\frac{T_{on}}{R_{o,TA}(C_s + C_p)}} \right) + \frac{g_m}{\frac{1}{R_{o,TA}} + j\omega C_p} \frac{C_p}{C_s + C_p} \left(e^{j\omega T_0} - e^{j\omega(T_0 - T_{off})} e^{-\frac{T_{off}}{R_{o,TA} C_p}} \right) \right| \quad (A \cdot 1)$$

Using $e^{jx} = \cos x + j \sin x$, $e^{j\omega(T_0+T_{\text{on}})}$, $e^{j\omega T_0}$ and $e^{j\omega(T_0-T_{\text{off}})}$ can be substituted with the corresponding cos and jsin parts. (A·1) can be expanded and the like terms are combined. Finally, we can get the following expression.

$$\left| \frac{v_{C_s}}{v_s} \right| = g_m \sqrt{U + V + W + X} \quad (\text{A} \cdot 2)$$

The terms U , V , W and X are expressed as

$$U = A^2 \left(1 + e^{-\frac{2T_{\text{on}}}{R_{o,TA}(C_s+C_p)}} - 2 \cos(\omega T_{\text{on}}) e^{-\frac{T_{\text{on}}}{R_{o,TA}(C_s+C_p)}} \right) \quad (\text{A} \cdot 3)$$

$$V = (BC)^2 \left(1 + e^{-\frac{2T_{\text{off}}}{R_{o,TA}C_p}} - 2 \cos(\omega T_{\text{off}}) e^{-\frac{T_{\text{off}}}{R_{o,TA}C_p}} \right) \quad (\text{A} \cdot 4)$$

$$\begin{aligned} W = & 2(AB)^2 CD \left(\cos(\omega T_{\text{on}}) - e^{-\frac{T_{\text{on}}}{R_{o,TA}(C_s+C_p)}} \right. \\ & - e^{-\frac{T_{\text{off}}}{R_{o,TA}C_p}} \cos(\omega T_0) \\ & \left. + e^{-\frac{T_{\text{on}}}{R_{o,TA}(C_s+C_p)} - \frac{T_{\text{off}}}{R_{o,TA}C_p}} \cos(\omega T_{\text{off}}) \right) \quad (\text{A} \cdot 5) \end{aligned}$$

$$\begin{aligned} X = & 2(AB)^2 CE \left(\sin(\omega T_{\text{on}}) - e^{-\frac{T_{\text{off}}}{R_{o,TA}C_p}} \sin(\omega T_0) \right. \\ & \left. + e^{-\frac{T_{\text{on}}}{R_{o,TA}(C_s+C_p)} - \frac{T_{\text{off}}}{R_{o,TA}C_p}} \sin(\omega T_{\text{off}}) \right) \quad (\text{A} \cdot 6) \end{aligned}$$

Where the terms A , B , C , D and E are defined as

$$A = \frac{1}{\sqrt{\left(\frac{1}{R_{o,TA}}\right)^2 + (\omega(C_s + C_p))^2}} \quad (\text{A} \cdot 7)$$

$$B = \frac{1}{\sqrt{\left(\frac{1}{R_{o,TA}}\right)^2 + (\omega C_p)^2}} \quad (\text{A} \cdot 8)$$

$$C = \frac{C_p}{C_s + C_p} \quad (\text{A} \cdot 9)$$


$$D = \left(\frac{1}{R_{o,TA}}\right)^2 + \omega^2(C_s + C_p)C_p \quad (\text{A} \cdot 10)$$

$$E = \frac{\omega C_s}{R_{o,TA}} \quad (\text{A} \cdot 11)$$

For $R_{o,TA} \rightarrow \infty$ and C_p is zero, it is easy to get that U is equal to $4(\sin \frac{\omega T_{\text{on}}}{2})^2 / (\omega C_s)^2$, V , W and X are equal to zero. Therefore,

$$\left| \frac{v_{C_s}}{v_s} \right| = \left| \frac{g_m T_{\text{on}} \sin\left(\frac{\omega T_{\text{on}}}{2}\right)}{C_s \left(\frac{\omega T_{\text{on}}}{2}\right)} \right| \quad (\text{A} \cdot 12)$$

It is the same with the formula calculated from the ideal model.



Ning Li received B.S. degree in electronics engineering and M.S. degree in physical electronics from Xi'an Jiaotong University, China in 1999 and 2002. In 2002 she joined the department of electronics and information engineering, Xi'an Jiaotong University, Xi'an, China. Currently she is studying for her Phd in Tokyo Institute of Technology, Tokyo, Japan.



Win Chaivipas received the B.S. in Electrical Engineering from Sirindhorn International Institute of Technology Pathumthani Thailand and M.S. from Royal Institute of Technology Stockholm, Sweden in 2001 and 2003 respectively. He was an intern at National Electronics and Computer Technology Center, Thailand, where he studied DSPs and at Fujikura Ltd. Chiba, where he studied about manufacturing of flexible printed circuits and flip-chip bonding in during the summer of 2000. In 2003 he

conducted research concerning automatic tuning of RF active filters at the Swedish Institute of Microelectronics and Optics Acreo, and was a research assistant at Sirindhorn International Institute of Technology in 2004. He is currently perusing his Ph.D. at Tokyo Institute of Technology, Tokyo, Japan.



Kenichi Okada received the B.E., M.E. and Ph.D. degrees in Communications and Computer Engineering from Kyoto University, Kyoto, Japan, in 1998, 2000, and 2003, respectively. From 2000 to 2003, he was a Research Fellow of the Japan Society for the Promotion of Science in Kyoto University. From 2003 to 2007, he worked as an Assistant Professor at Precision and Intelligence Laboratory, Tokyo Institute of Technology, Yokohama, Japan. Since 2007, he has been an Associate Professor

at Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, Japan. He is a member of IEEE, the Information Processing Society of Japan (IPJS), and the Japan Society of Applied Physics (JSAP).



Akira Matsuzawa received B.S., M.S., and Ph.D. degrees in electronics engineering from Tohoku University, Sendai, Japan, in 1976, 1978, and 1997 respectively. In 1978, he joined Matsushita Electric Industrial Co. Ltd. Since then, he has been working on research and development of analog and Mixed Signal LSI technologies; ultra-high speed ADCs, intelligent CMOS sensors, RF CMOS circuits, digital read-channel technologies for DVD systems, ultra-high speed interface technologies for metal and

optical fibers, a boundary scan technology, and CAD technology. He was also responsible for the development of low power LSI technology, ASIC libraries, analog CMOS devices, SOI devices. From 1997 to 2003, he was a general manager in advanced LSI technology development center. On April 2003, he joined Tokyo Institute of Technology and he is a professor on physical electronics. Currently he is researching in mixed signal technologies; CMOS wireless transceiver, RF CMOS circuit design, data converters, and organic EL drivers. He served the guest editor in chief for special issue on analog LSI technology of IEICE transactions on electronics in 1992, 1997, and 2003, the vice-program chairman for International Conference on Solid State Devices and Materials (SSDM) in 1999 and 2000, the Co-Chairman for Low Power Electronics Workshop in 1995, a member of program committee for analog technology in ISSCC and the guest editor for special issues of IEEE Transactions on Electron Devices. He has published 26 technical journal papers and 46 international conference papers. He is co-author of 8 books. He holds 34 registered Japan patents and 65 US and EPC patents. In April 2003 he joined, as an Professor, the Department of Physical electronics at Titech. He received the IR100 award in 1983, the R&D100 award and the remarkable invention award in 1994, and the ISSCC evening panel award in 2003 and 2005. He is an IEEE Fellow since 2002.